Abstract -We report a single-stage tuned amplifier that exhibits a peak small signal gain of 3.0 dB at 185 GHz. To the best of our knowledge, this is the first reported HBT 'result for a tuned amplifier at this frequency, and the gainper-stage compares favorably with results from HEMT technologies. The amplifier was designed in a transferredsubstrate HBT technology that has exhibited record values of extrapolatedf,, ( >1 THz).
While the gain is substantially lower than those reported for multi-stage HEMT amplifiers, it is comparable to the gain-per-stage reported for the circuits. Also, we believe this to be the first HBT tuned amplifier reported in this band.
II. TFUNSERRED-SUEISTRATE HBT TIXRNOLOGY
The follow@g section provides a brief overview of the transferred-substrate HBT process. The substrate transfer . process provides access to both sides of the device epitaxial material, which allows for the simultaneous definition of narrow emitter and collector stripes. The collector-base capacitance (Ccd) is determined by the area of the collector contact, and not by the area of the base mesa, as in a traditional mesa HBT. High values of m:
W !
transistor power-gain cutoff frequency cfmox) can be obtained by aggressively scaling the emitter and collector stripe dimensions. In this work, electron beam lithography was used to define submicron emitter and collector stripes.
A . Growth and Fabrication

__
The MBE epitaxial structure is grown on a Fe-doped semi-insulating InP substrate. The HBT has a single InAlAs/InGaAs heterojunction. A Schottky collector contact eliminates the need for a sub-collector layer and eliminates extrinsic collector resistance. The InGaAs collector thickness used in this work was 300 nm. To reduce collector transit time and increase fT, transistors have been fabricated with collectors as thin as 150 nm. The thicker collector results in a very largef,,, t o f r ratio (= 4:1), but this is acceptable for tuned circuit applications. The 40 nm base layer is p+ Be doped at 5 x 10'' cms3, and includes approximately 50 mV of compositional grading to reduce base transit time. Fig. 1 shows a schematic cross-section of the transferred substrate HBT. The fabrication begins with the evaporation of Ti/F' t/Au emitter contacts. The electron beam lithography system at UCSB has been used to realize emitter widths as narrow as 0.2 pn. A base contact etch is followed by the deposition of self-aligned base metal. Isolation mesas are then etched and a polyimide passivation layer is spun on the wafer. The polyimide is etched back to expose the emitter fingers. The wafer is then solder bonded to a GaAs carrier wafer of similar size and shape. An HCl etch removes the entire InP substrate and exposes the collector semiconductor. The collector stripes were also defined with e-beam lithography. Local alignment marks are used for each individual transistor during the collector write. This is necessary for narrow collector devices due to a 3x104 fractional shrinkage that is observed after substrate transfer. Transistors with collectors as narrow as 0.3 pm have been realized. After collector deposition, a self-aligned wet etch of = 50 nm depth removes the collector junction side walls. This etch is intended to eliminate fringing fields and decrease c b . For devices with sub-micron collectors, in particular, the resulting increase in fmax is greater than one would predict from the reduction in Ch.
B. Device Results
Common-emitter DC characteristics of a submicron. The devices were characterized by on-wafer network analysis from 1 to 45 GHz and from 140 to 220 GHz. Fig. 3 shows the maximum available/stable gain MAG/MSG, the short-circuit current gain h21, and
Mason's invariant (unilateral) power gain U of a transistor with the device dimensions previously specified. Measurement calibration was performed using on wafer Thru-Reflect-Line (TRL) calibration standards.
The measured fr of the device was 160 GHz.
Accurately predicting the value of fmOx from measurements is difficult because of the sensitivity of U to measurement inaccuracies in the 140 to 220 GHz band. However, measurements do indicate the devices fabricated in this particular process run have poorer RF characteristics than previously realized submicron HBTs [41.
III. AMPLIFER DE~IGN
The amplifier design was based on a hybrid-pi transistor model developed from an earlier generation e-beam lithography device [4] . The model was developed from on-wafer S-parameter measurements from 1 to 50 and 75 to 110 GHz. The device used in the design had an emitter junction area of 0.4 p x 6 p, and a collector stripe of 0.7 p x 9 p. 4 shows the schematic diagram for the amplifier. A simple common emitter configuration was used with shunt stub tuning at the input and output. A shunt resistor at the output was used to ensure low frequency stability, and a quarter-wave line to a radial stub capacitor bypassed the resistor at the design frequency. DC bias T's built into the on-wafer probes allowed bias to be applied at the input and output of the amplifier. The intended design frequency for the amplifier was 200 GHz, and in simulations the amplifier was conjugately matched at this frequency. Fig. 5 shows a photograph of the fabricated amplifier.
Due to the high design frequency, electromagnetic simulation of passive elements was performed. Agilent's Momentum EM simulator was used to model the resistorhadial stub network and any microstrip discontinuities in the circuit. EM simulations also showed that the SiN (&,=7) that is blanket deposited over the wafer before BCB deposition changes the effective dielectric constant of the microstrip transmission lines by approximately 20%. In the final design, the SiN was etched away around the transmission lines so that standard microstrip CAD models could be used.
The 5 p BCB microstrip dielectric used in the transferred substrate process was selected to provide a low inductance wiring environment for densely packed mixed-signal IC applications. Additionally, the thin dielectric improves thermal heat-sinking, and provides low inductance access to the backside ground plane. In the tuned amplifier design, it was found that these advantages were mitigated by the high resistive losses incurred in the transmission line matching networks. Simulation of the circuit with lossless matching networks resulted a 2.0 dB increase in the gain. Given that resistive losses increase inversely with substrate thickness for a line of constant characteristic impedance, increasing the dielectric thickness may be beneficial for circuits utilizing transmission line matching networks. Another transmission line alternative that is being considered is the use of airbridge microstrip-line structures.
w. RESULTS
The amplifier was measured on wafer from 140-220 GHz. The measurements were made using the HP8510C VNA with Oleson Microwave Labs Millimeter Wave VNA Extensions. The test set extensions are connected to GGB Industries coplanar wafer probes via a short length of WR-5 waveguide. The waveguide has enough flexibility to allow the probes sufficient range of motion (>2mm) for on wafer testing. The measurements were calibrated using on wafer TFU standards. Fig. 6 shows the measured gain of the amplifier. The bias conditions for the transistor were VCE = 1.2 V, and = 2.4 mA. A maximum gain of 3.0 dB was obtained at 185 GHz. The measured input and output return loss of the amplifier is shown in Fig. 7. The gain of the amplifier was considerably less that the 6.5 dB peak predicted by simulation. However, measurements' of individual devices on the wafer appear to show poorer RF performance than the device that the transistor model was based on. The input and output matches of the amplifier were both shifted downwards from the 200 GHz design frequency. At the time of this writing, the S-parameters of individual devices had not been extracted; therefore, it was not clear whether the mismatch was due to inaccuracies in modeling the active or passive circuit elements.
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